

SERIAL NO. 09/542,189**PATENT
Docket RAL92000008US1****In the Claims:**

1 1. (Currently Amended) The use of multiple threads in association with a network
2 processor and accessible data available in a tree search
3 structure, including the steps of:
4 a) providing multiple instruction execution threads as independent processes
5 in a sequential time frame;
6 b) queuing the multiple execution threads to have overlapping access to the
7 accessible data available in said tree search structure;
8 c) executing a first thread in ~~the~~ a queue; and
9 d) transferring control of the execution to the next thread in the queue upon
10 the occurrence of an event that causes execution of the first thread to
11 stall.

1 2. (Currently Amended) The use of the multiple threads according to claim 1 wherein
2 the control of the execution is temporarily transferred to the next thread when
3 execution stalls due to a short latency event, and the control is returned to ~~the~~
4 an original thread when the event is completed.

1 3. (Original) The use of multiple threads according to claim 2 wherein a processor
2 instruction is encoded to select a short latency event.

1 4. (Original) The use of the multiple threads according to claim 1 wherein full control
2 of the execution is transferred to the next thread when execution of the first
3 thread stalls due to a long latency event.

1 5. (Original) The use of multiple threads according to claim 4 wherein a processor
2 instruction is encoded to select a long latency event.

SERIAL NO. 09/542,189**PATENT
Docket RAL920000008US1**

1 6. (Previously Presented) The use of multiple threads according to claim 1 including
2 queuing the threads to provide rapid distribution of access to shared memory.

1 7. (Original) The use of the multiple threads according to claim 1 wherein the threads
2 have overlapping access to shared remote storage via a pipelined coprocessor
3 by operating within different phases of a pipeline of the coprocessor.

1 8. (Original) The use of the multiple threads according to claim 1 further including the
2 step of providing a separate instruction pre-fetch buffer for each execution
3 thread, and collecting instructions in a prefetch buffer for its execution thread
4 when the thread is idle and when the instruction bandwidth is not being fully
5 utilized.

1 9. (Original) The use of the multiple threads according to claim 1 wherein the threads
2 are used with zero overhead to switch execution from one thread to the next.

1 10. (Original) The use of the multiple threads according to claim 9 wherein each thread
2 is given access to general purpose registers and local data storage to enable
3 switching with zero overhead.

1 11. (Currently Amended) A network processor that uses multiple threads to access
2 data, including:

3 a) a CPU configured with multiple instruction execution threads as
4 independent processes in a sequential time frame;

5 b) a thread execution control for

6 1) queuing the multiple execution threads to have overlapping access
7 to the accessible data;

SERIAL NO. 09/542,189

PATENT
Docket RAL92000008US1

- 8 2) executing a first thread in ~~the a~~ queue; and
9 3) transferring control of the execution to the next thread in the queue
10 upon the occurrence of an event that causes execution of the first
11 thread to stall.

1 12. (Currently Amended) A processing system utilizing multiple threads according to
2 claim 11 wherein the thread execution control includes control logic for
3 temporarily transferring the control to the next thread when execution stalls due
4 to a short latency event, and for returning control to ~~the an~~ original thread when
5 the latency event is completed.

1 13. (Previously Presented) The processing system according to claim 12 wherein
2 a processor instruction is encoded to select a short latency event.

1 14. (Currently Amended) The processing system according to claim 11 wherein the
2 thread execution control ~~transfer means~~ includes the means for transferring full
3 control of the execution to the next thread when execution of the first thread stalls
4 due to a long latency event.

1 15. (Original) The processing system according to claim 14 wherein a processor
2 instruction is encoded to select a long latency event.

1 16. (Original) The processing system according to claim 11 including means to queue
2 the threads to provide rapid distribution of access to shared memory.

1 17. (Original) The processing system according to claim 16 wherein the threads have
2 overlapping access to shared remote storage via a pipelined coprocessor by
3 operating within different phases of a pipeline of the coprocessor.

SERIAL NO. 09/542,189**PATENT
Docket RAL920000008US1**

- 1 18. (Original) The processing system according to claim 11 further including a
2 separate instruction pre-fetch buffer for each execution thread, and means for
3 collecting instructions in a prefetch buffer for an idle execution thread when the
4 instruction bandwidth is not being fully utilized.
- 1 19. (Original) The system according to claim 11 wherein the processor uses zero
2 overhead to switch execution from one thread to the next.
- 1 20. (Original) The system according to claim 19 wherein each thread is given access
2 to an array of general purpose registers and local data storage to enable
3 switching with zero overhead.
- 1 21. (Original) The system according to claim 20 wherein the general purpose registers
2 and the local data storage are made available to the processor by providing one
3 address bit under the control of the thread execution control logic and by
4 providing the remaining address bits under the control of the processor.
- 1 22. (Original) The system according to claim 20 wherein the processor is capable of
2 simultaneously addressing multiple register arrays, and the thread execution
3 control logic includes a selector to select which array will be delivered to the
4 processor for a given thread.
- 1 23. (Original) The system according to claim 20 wherein the local data storage is fully
2 addressable by the processor, an index register is contained within the register
3 array, and the thread execution control has no address control over the local data
4 storage or the register arrays.

SERIAL NO. 09/542,189**PATENT
Docket RAL92000008US1**

1 24. (Previously Presented) A network processor configuration comprising:
2 a CPU with multiple threads;
3 an instruction memory, and a separate prefetch queue for each thread
4 between the instruction memory and the CPU;
5 an array of general purposes registers, said array communicating with the
6 CPU;
7 a local data storage including separate storage space for each thread;
8 a thread execution control for the general register array and the local data
9 storage;
10 a first coprocessor connecting the CPU to a local data storage,
11 said thread execution control including a priority FIFO buffer to store thread
12 numbers;
13 a shared remote storage; and
14 a pipelined coprocessor connecting the shared remote storage and the
15 CPU.

1 25. (Previously Presented) The processor configuration according to claim 24 wherein
2 the thread execution control further includes a plurality of thread control state
3 machines, one for each execution thread, and an arbiter responsive to signals
4 from the FIFO buffer and the state machine to determine thread execution
5 priority.

1 26. (Currently Amended) The use of prefetch buffers in connection with a plurality of
2 independent instruction threads used to process data in a Network Processor
3 comprising the steps of:
4 a) associating each thread with a prefetch buffer;
5 b) determining whether ~~a~~ the prefetch buffer associated with an
6 execution thread is full;

SERIAL NO. 09/542,189**PATENT
Docket RAL920000008US1**

- 7 c) determining whether the thread associated with the prefetch buffer
8 is active; and
9 d) during periods that the prefetch buffer is not being used by an
10 active execution thread, enabling the prefetch buffer to prefetch
11 instructions for the execution thread.

1 27. (Previously Presented) A thread execution control useful for the efficient
2 execution of independent threads comprising:

- 3 a) a priority FIFO buffer for storing thread numbers;
4 b) a plurality of thread control state machines, one for each thread;
5 and
6 c) an arbiter for determining the thread execution priority among
7 multiple threads based upon signals outputted from the FIFO buffer
8 and the state machines.

1 28. (Currently Amended) The thread execution control according to claim 27 wherein
2 the FIFO includes :

- 3 a) means for loading a thread number into the FIFO when a packet is
4 dispatched to the processor;
5 b) means for unloading a thread number from the FIFO when a
6 packet has been enqueued for transmission;
7 (c) thread number transfer from highest priority to lowest priority in the
8 FIFO when a long latency event occurs, and
9 (d) thread outlets of the FIFO used to determine priority depending on
10 the length of time a thread has been in the FIFO.

1 29. (Original) The thread execution control according to claim 27 wherein the arbiter
2 controls the priority of execution of multiple independent threads based on the

SERIAL NO. 09/542,189**PATENT
Docket RAL920000008US1**

3 Boolean expression:

$$G_n = R_n \cdot \{(P_A = n) + R_{PA} \cdot (P_B = n) + R_{PA} \cdot R_{PB} \cdot (P_C = n) \cdots\}$$

6 where: G is a grant

7 R_n is a request from a given thread;

P_A , P_B and P_C represent threads ranked by alphabetical subscript according to priority;

n is a subscript identifying a thread by the bit or binary number comprising

- a) determining whether a request R is active or inactive;
- b) determining the priority of the threads;
- c) matching the request R with the corresponding thread P; and
- d) granting a request for execution if the request is active and if

the corresponding thread P has the highest priority.

1 30. (Previously Presented) The thread execution control according to claim 27
2 wherein the thread control state machine comprises control logic to:

- 3 (a) dispatch a packet to a thread;
- 4 (b) move the thread from an initialize state to a ready state;
- 5 (c) request execution cycles for the thread;
- 6 (d) move the thread to the execute state upon grant by the arbiter of
7 an execution cycle;
- 8 (e) continue to request execution cycles while the thread is queued in
9 the execute state; and
- 10 (f) return the thread to the initialize state if there is no latency
11 event, or send the thread to the wait state upon occurrence of a
12 latency event.

SERIAL NO. 09/542,189**PATENT
Docket RAL920000008US1**

31. (Previously Presented) The thread executing control according to claim 28 wherein
the FIFO further includes means to detect occurrence of latency events.
32. (New) The method of Claim 2 wherein the short latency event includes a time interval of twenty-five or less machine cycles wherein a machine cycle is approximately between 5 and 7.5 nanoseconds.
33. (New) The method of Claim 4 wherein the long latency event includes a time interval greater than twenty-five machine cycles wherein a machine cycle is approximately between 5 and 7 nanoseconds.
34. (New) The method of Claim 26 wherein the prefetch buffer is being enabled if instruction bandwidth is not fully utilized.